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Introduction
Logic circuits with nonvolatile-memory function, which are called nonvolatile logic circuits, have attracted much interest for application to next-generation mobile devices with high-speed and low-power consumption. Several types of the nonvolatile logic using ferroelectric capacitors [1] and magnetic tunnel junctions [2] 
Principles of FeCMOS operation
An FeFET works as a logic transistor or a conventional MOS transistor when a voltage difference between the gate and the substrate (V g-sub ) is small enough to show negligibly narrow memory windows in drain current
On the other hand, the FeFET works as a nonvolatile memory transistor when the V g-sub is large enough to show wide memory windows in the I d -V g-sub curves. In order to explain the FeCMOS function switching from the logic to the memory only by changing the supplied voltages, we use a double-stage FeCMOS inverter as shown in Fig. 1 (a). High and low voltages supplied to the first stage are V H1 and V L1 . Those supplied to the second stage are V H2 and V L2 , respectively. A series of operations of the double-stage inverter in Fig. 1 (a) such as logic, data write, sleep with no power supplied, nondestructive read and logic again, are as follows and shown in Fig. 1 (b) . In logic operation, digital input signal V in is swung between V cc0 and V ss0 under high and low supplied voltages of V H1 = V H2 = V cc0 and V L1 = V L2 = V ss0 . In this case, V g-sub s of the two p-ch FeFETs are either 0 V or V ss0 -V cc0 . Those of the other two n-ch FeFETs are either V cc0 -V ss0 or 0 V. The n-and p-ch FeFETs show the I d -V g-sub curves with very narrow memory windows at the V g-sub ranges from |V ss0 -V cc0 | to 0 V. In write operation, V H1 is increased from V cc0 to V cc1 and V L1 is decreased from V ss0 to V ss1 , while V H2 = V cc0 and V L2 = V ss0 . When the input is high or V in = V cc0 , the p-and n-ch FeFETs in the second-stage inverter have expanded V g-sub s of V g-sub = V ss1 -V cc0 and V g-sub = V ss1 -V ss0 , respectively, if the threshold voltages (V th s) are well adjusted. In this case, the p-ch FeFET will memorize on-state and the n-ch FeFET will memorize off-state in the second-stage inverter. When the input is low or V in = V ss0 , the p-and nch FeFETs in the second-stage inverter have oppositely expanded V g-sub s of V g-sub = V cc1 -V cc0 and V g-sub = V cc1 -V ss0 , respectively. In this case, the p-ch FeFET will memorize off-state and the n-ch FeFET will memorize on-state in the second-stage inverter. While V H1 = V cc1 and V L1 = V ss1 , V in should become 0 V before all the supplied voltages go down to 0 V in order to avoid a memory error.
In sleep operation, no signal is input, V in = 0 V, and no voltages are supplied,
In nondestructive read operation, only V H2 and V L2 are restored,
In logic operation again, all the supplied voltages are restored, V H1 = V H2 = V cc0 and V L1 = V L2 = V ss0 , and V in resumes receiving signals.
Experimental results
We fabricated and measured the double-stage FeCMOS inverter drawn in Fig. 1 (a) using Pt/SrBi 2 Ta 2 O 9 (SBT)/(HfO 2 ) 0.75 (Al 2 O 3 ) 0.25 (HAO)/Si. The fabrication process was described before [4] . Dual voltages were prepared for high and low, individually. V cc0 and V ss0 were −0.3 ± 1.0 V, or V cc0 = 0.7 V and V ss0 = −1.3 V. V cc1 and V ss1 were −0.3 ± 3.4 V, or V cc1 = 3.1 V and V ss1 = −3.7 V. The FeFETs we fabricated in this study had the center voltage of −0.3 V, which was controllable by changing channel ion-doping condition. By adjusting the condition properly, the center voltage would be 0 V.
The operations explained in the previous chapter were all cleared. Figure 2 (a) shows the V out retention characteristics, which were obtained by Fig. 2. (a) V out retention characteristics of high V out correspond to high V in and low V out correspond to low V in and (b) V out -V n0 curves measured after highand low-data write operations.
plotting V out by the nondestructive read operations. The retention times, which were times integrated from the end of the data write, were measured up to 30.5 hours for the high V out and 41 hours for the low V out . Figure 2 ( (Fig. 1 (a) ) between sufficiently small voltages −0.3 V and 0.3 V. The memory window just after high-and low-data write operations was about 0.2 V which was obtained by measuring V out -V n0 curves as shown in Fig. 2 (b) . The left and right V out -V n0 curves of the memory window should be positioned symmetrically with respect to the line of V n0 = 0 V for retaining reliable V out memories with no supplied voltages and for making high-and low-V out retention times almost equal.
Discussions
As we demonstrated above, FeCMOS function was switched from logic to nonvolatile memory by changing supplied voltages. The double-stage inverter was introduced as an example of very familiar logic. In a practical use, the FeCMOS will be probably used mostly as a conventional logic and occasionally as nonvolatile memory. We investigated pulse endurance of V th of n-ch Pt/ SBT/HAO/Si FeFETs with L = 10 µm as shown in Fig. 3 (a) . An FeFET was used for the endurance correspond to on-and off-state memory operations. They were measured by applying 1.1 × 10 11 cycle pulses of 1 ± 4 V at 4 MHz. The amplitude 4 V was large for the FeFET enough to show a wide memory window of about 0.8 V. The pulse endurance correspond to logic operation was also measured using another FeFET by applying 1.6 × 10 12 cycle pulses of 2 ± 0.6 V at 10 MHz. The amplitude 0.6 V was small for the FeFET enough to show a negligibly narrow memory window. When the V g-sub sweeping range was 1±4 V, the V th s shifted 5% after on-memorized by V g-sub = 5 V and 2% after off-memorized by V g-sub = −3 V at the pulse repetition number of 1.1 × 10 11 as shown in Fig. 3 (b) . When the V g-sub range was 2 ± 0.6 V, the V th shifted only 1% even at the pulse repetition number of 1.6×10 12 . The results indicated that FeCMOS meets the needs of prospective nonvolatile logic circuits for saving power consumption, which will be used mostly as a conventional logic with small applied voltages and occasionally as a nonvolatile memory with large applied voltages.
Conclusion
As novel type of the nonvolatile logic, we propose FeCMOS circuits which are CMOS circuits composed of FeFETs instead of conventional MOS FETs. The unique characters of the FeFETs were used, which are working as logic transistors by small applied voltages and as nonvolatile memory transistors by sufficiently large applied voltages. As an example of the FeCMOS, a doublestage inverter circuit was fabricated for demonstrating a series of regular operations such as data write, sleep with no supplied voltages and nondestructive read. The FeCMOS function switching from the logic to the memory was successfully demonstrated only by changing the supplied voltages just before the following sleep operation. The retention times of the FeC-MOS circuits were measured up to 30.5 hours for the high V out and 41 hours for the low V out . Pulse endurances of n-ch FeFETs correspond to two memorized states were measured by applying 1.1 × 10 11 cycle pulses of 1 ± 4 V. At the applied pulse number 1.1 × 10 11 , the V th s shifted 5% after on-memorized and 2% after off-memorized. Endurance correspond to logic operations were also measured by applying 1.6 × 10 12 cycle pulses of 2 ± 0.6 V. Very small V th shift of only 1% was obtained even after such a large number of pulses applied. The results indicated that FeCMOS meets the needs of prospective nonvolatile logic circuits for saving power consumption, which will be used mostly as a conventional logic and occasionally as a nonvolatile memory on demand.
